{}

我們的品牌

Impact-Company-Logo-English Black-01-177x54

歡迎造訪施耐德電機全球網站

歡迎訪問我們的網站

搜尋常見問題

What is the method of phase imbalance detection and tripping in TeSys Giga OLR?

Tripping signal shall be sent by phase imbalance protection when detecting imbalance ratio is above 40%. And phase imbalance trip time is 5s(with tolerance ± 20%).
The definitions of phase imbalance ratio and average current according to Annex T T.5.5 IEC60947-1.

施耐德電機Taiwan

探索更多
系列:
探索更多
系列: